

Base Integer Instructions: RV32I and RV64I					RV Privileged Instructions			
Category	Name	Fmt	RV32I Base	+RV64I	Category	Name	Fmt	RV mnemonic
<b>Shifts</b>	Shift Left Logical	R	SLL rd,rs1,rs2	SLLW rd,rs1,rs2	<b>Trap</b>	Mach-mode trap return	R	MRET
	Shift Left Log. Imm.	I	SLLI rd,rs1,shamt	SLLIW rd,rs1,shamt		Supervisor-mode trap return	R	SRET
	Shift Right Logical	R	SRL rd,rs1,rs2	SRLW rd,rs1,rs2	<b>Interrupt</b>	Wait for Interrupt	R	WFI
	Shift Right Log. Imm.	I	SRLI rd,rs1,shamt	SRLIW rd,rs1,shamt		<b>MMU</b>	Virtual Memory FENCE	R
	Shift Right Arithmetic	R	SRA rd,rs1,rs2	SRAW rd,rs1,rs2	<b>Examples of the 60 RV Pseudoinstructions</b>			
Shift Right Arith. Imm.	I	SRAI rd,rs1,shamt	SRAIW rd,rs1,shamt	Branch = 0 (BEQ rs,x0,imm)	J	BEQZ rs,imm		
<b>Arithmetic</b>	ADD	R	ADD rd,rs1,rs2	ADDW rd,rs1,rs2	Jump (uses JAL x0,imm)	J	J imm	
	ADD Immediate	I	ADDI rd,rs1,imm	ADDIW rd,rs1,imm	MoVe (uses ADDI rd,rs,0)	R	MV rd,rs	
	SUBtract	R	SUB rd,rs1,rs2	SUBW rd,rs1,rs2	RETurn (uses JALR x0,0,ra)	I	RET	
	Load Upper Imm	U	LUI rd,imm					
Add Upper Imm to PC	U	AUIPC rd,imm						
<b>Logical</b>	XOR	R	XOR rd,rs1,rs2	<b>Loads</b>	Load Word	CL	C.LW rd',rs1',imm	LW rd',rs1',imm*4
	XOR Immediate	I	XORI rd,rs1,imm		Load Word SP	CI	C.LWSP rd,imm	LW rd,sp,imm*4
	OR	R	OR rd,rs1,rs2		Float Load Word SP	CL	C.FLW rd',rs1',imm	FLW rd',rs1',imm*8
	OR Immediate	I	ORI rd,rs1,imm		Float Load Word	CI	C.FLWSP rd,imm	FLW rd,sp,imm*8
	AND	R	AND rd,rs1,rs2		Float Load Double	CL	C.FLD rd',rs1',imm	FLD rd',rs1',imm*16
	AND Immediate	I	ANDI rd,rs1,imm		Float Load Double SP	CI	C.FLDSP rd,imm	FLD rd,sp,imm*16
<b>Compare</b>	Set <	R	SLT rd,rs1,rs2	<b>Stores</b>	Store Word	CS	C.SW rs1',rs2',imm	SW rs1',rs2',imm*4
	Set < Immediate	I	SLTI rd,rs1,imm		Store Word SP	CSS	C.SWSP rs2,imm	SW rs2,sp,imm*4
	Set < Unsigned	R	SLTU rd,rs1,rs2		Float Store Word	CS	C.FSW rs1',rs2',imm	FSW rs1',rs2',imm*8
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm		Float Store Word SP	CSS	C.FSWSP rs2,imm	FSW rs2,sp,imm*8
<b>Branches</b>	Branch =	B	BEQ rs1,rs2,imm	Float Store Double	CS	C.FSD rs1',rs2',imm	FSD rs1',rs2',imm*16	
	Branch ≠	B	BNE rs1,rs2,imm	Float Store Double SP	CSS	C.FSDSP rs2,imm	FSD rs2,sp,imm*16	
	Branch <	B	BLT rs1,rs2,imm	<b>Arithmetic</b>	ADD	CR	C.ADD rd,rs1	ADD rd,rd,rs1
	Branch ≥	B	BGE rs1,rs2,imm		ADD Immediate	CI	C.ADDI rd,imm	ADDI rd,rd,imm
	Branch < Unsigned	B	BLTU rs1,rs2,imm		ADD SP Imm * 16	CI	C.ADDI16SP x0,imm	ADDI sp,sp,imm*16
Branch ≥ Unsigned	B	BGEU rs1,rs2,imm	ADD SP Imm * 4		CIW	C.ADDI4SPN rd',imm	ADDI rd',sp,imm*4	
					SUB	CR	C.SUB rd,rs1	SUB rd,rd,rs1
<b>Jump &amp; Link</b>	J&L	J	JAL rd,imm	AND	CR	C.AND rd,rs1	AND rd,rd,rs1	
	Jump & Link Register	I	JALR rd,rs1,imm	AND Immediate	CI	C.ANDI rd,imm	ANDI rd,rd,imm	
<b>Synch</b>	Synch thread	I	FENCE	OR	CR	C.OR rd,rs1	OR rd,rd,rs1	
	Synch Instr & Data	I	FENCE.I	eXclusive OR	CR	C.XOR rd,rs1	AND rd,rd,rs1	
<b>Environment</b>	CALL	I	ECALL	MoVe	CR	C.MV rd,rs1	ADD rd,rs1,x0	
	BREAK	I	EBREAK	Load Immediate	CI	C.LI rd,imm	ADDI rd,x0,imm	
				Load Upper Imm	CI	C.LUI rd,imm	LUI rd,imm	
<b>Control Status Register (CSR)</b>				<b>Shifts</b>	Shift Left Imm	CI	C.SLLI rd,imm	SLLI rd,rd,imm
Read/Write	I	CSRWR rd,csr,rs1	Shift Right Ari. Imm.		CI	C.SRAI rd,imm	SRAI rd,rd,imm	
Read & Set Bit	I	CSRRS rd,csr,rs1	Shift Right Log. Imm.		CI	C.SRLI rd,imm	SRLI rd,rd,imm	
Read & Clear Bit	I	CSRRC rd,csr,rs1	<b>Branches</b>		Branch=0	CB	C.BEQZ rs1',imm	BEQ rs1',x0,imm
Read/Write Imm	I	CSRRI rd,csr,imm			Branch≠0	CB	C.BNEZ rs1',imm	BNE rs1',x0,imm
Read & Set Bit Imm	I	CSRRSI rd,csr,imm	<b>Jump</b>	Jump	CJ	C.J imm	JAL x0,imm	
Read & Clear Bit Imm	I	CSRRCI rd,csr,imm		Jump Register	CR	C.JR rd,rs1	JALR x0,rs1,0	
<b>Loads</b>	Load Byte	I	LB rd,rs1,imm	<b>Jump &amp; Link</b>	J&L	CJ	C.JAL imm	JAL ra,imm
	Load Halfword	I	LH rd,rs1,imm		Jump & Link Register	CR	C.JALR rs1	JALR ra,rs1,0
	Load Byte Unsigned	I	LBU rd,rs1,imm	<b>System Env. BREAK</b>		CI	C.EBREAK	EBREAK
	Load Half Unsigned	I	LHU rd,rs1,imm					
Load Word	I	LW rd,rs1,imm	<b>+RV64I</b>		<b>Optional Compressed Extension: RV64C</b>			
<b>Stores</b>	Store Byte	S	SB rs1,rs2,imm	LWU rd,rs1,imm	All RV32C (except C.JAL, 4 word loads, 4 word stores) plus:			
	Store Halfword	S	SH rs1,rs2,imm	LD rd,rs1,imm	ADD Word (C.ADDW)	Load Doubleword (C.LD)		
	Store Word	S	SW rs1,rs2,imm		ADD Imm. Word (C.ADDIW)	Load Doubleword SP (C.LDSE)		
					SUBtract Word (C.SUBW)	Store Doubleword (C.SD)		
						Store Doubleword SP (C.SDSE)		

**32-bit Instruction Formats**

R	funct7	rs2	rs1	funct3	rd	opcode
I	imm[11:0]		rs1	funct3	rd	opcode
S	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
B	imm[12:10:5]	rs2	rs1	funct3	imm[4:1:11]	opcode
U		imm[31:12]			rd	opcode
J		imm[20:10:1]	imm[19:12]		rd	opcode

**16-bit (RVC) Instruction Formats**

CR	funct4	rd/rs1	rs2	op		
CI	funct3	imm	rd/rs1	imm	op	
CSS	funct3	imm	rs2	op		
CIW	funct3	imm	rd'	op		
CL	funct3	imm	rs1'	imm	rd'	op
CS	funct3	imm	rs1'	imm	rs2'	op
CB	funct3	offset	rs1'	offset	op	
CJ	funct3	jump target		op		

RISC-V Integer Base (RV32I/64I), privileged, and optional RV32C/64C. Registers x1-x31 and the PC are 32 bits wide in RV32I and 64 in RV64I (x0=0). RV64I adds 12 instructions for the wider data. Every 16-bit RVC instruction maps to an existing 32-bit RISC-V instruction.

Optional Multiply-Divide Instruction Extension: RVM					Optional Vector Extension: RVV				
Category	Name	Fmt	RV32M (Multiply-Divide)	+RV64M	Name	Fmt	RV32V/R64V		
<b>Multiply</b>	MULTIPLY	R	MUL rd,rs1,rs2	MULW rd,rs1,rs2	SET Vector Len.	R	SETVL rd,rs1		
	MULTIPLY High	R	MULH rd,rs1,rs2		MULTIPLY High	R	VMULH rd,rs1,rs2		
	MULTIPLY High Sign/Uns	R	MULHSU rd,rs1,rs2		REMAINDER	R	VREM rd,rs1,rs2		
	MULTIPLY High Uns	R	MULHU rd,rs1,rs2		Shift Left Log.	R	VSLL rd,rs1,rs2		
<b>Divide</b>	DIVIDE	R	DIV rd,rs1,rs2	DIWV rd,rs1,rs2	Shift Right Log.	R	VSRL rd,rs1,rs2		
	DIVIDE Unsigned	R	DIVU rd,rs1,rs2		Shift R. Arith.	R	VSRA rd,rs1,rs2		
<b>Remainder</b>	REMAINDER	R	REM rd,rs1,rs2	REMW rd,rs1,rs2	LoaD	I	VLD rd,rs1,imm		
	REMAINDER Unsigned	R	REMU rd,rs1,rs2	REMUW rd,rs1,rs2	LoaD Strided	R	VLDS rd,rs1,rs2		
					LoaD indexeD	R	VLDX rd,rs1,rs2		
Optional Atomic Instruction Extension: RVA									
Category	Name	Fmt	RV32A (Atomic)	+RV64A					
<b>Load</b>	Load Reserved	R	LR.W rd,rs1	LR.D rd,rs1	STore	S	VST rd,rs1,imm		
<b>Store</b>	Store Conditional	R	SC.W rd,rs1,rs2	SC.D rd,rs1,rs2	STore Strided	R	VSTS rd,rs1,rs2		
<b>Swap</b>	SWAP	R	AMOSWAP.W rd,rs1,rs2	AMOSWAP.D rd,rs1,rs2	STore indexeD	R	VSTX rd,rs1,rs2		
<b>Add</b>	ADD	R	AMOADD.W rd,rs1,rs2	AMOADD.D rd,rs1,rs2	AMO SWAP	R	AMOSWAP rd,rs1,rs2		
<b>Logical</b>	XOR	R	AMOXOR.W rd,rs1,rs2	AMOXOR.D rd,rs1,rs2	AMO ADD	R	AMOADD rd,rs1,rs2		
	AND	R	AMOAND.W rd,rs1,rs2	AMOAND.D rd,rs1,rs2	AMO XOR	R	AMOXOR rd,rs1,rs2		
	OR	R	AMOOR.W rd,rs1,rs2	AMOOR.D rd,rs1,rs2	AMO AND	R	AMOAND rd,rs1,rs2		
<b>Min/Max</b>	MINIMUM	R	AMOMIN.W rd,rs1,rs2	AMOMIN.D rd,rs1,rs2	AMO OR	R	AMOOR rd,rs1,rs2		
	MAXIMUM	R	AMOMAX.W rd,rs1,rs2	AMOMAX.D rd,rs1,rs2	AMO MINIMUM	R	AMOMIN rd,rs1,rs2		
	MINIMUM Unsigned	R	AMOMINU.W rd,rs1,rs2	AMOMINU.D rd,rs1,rs2	AMO MAXIMUM	R	AMOMAX rd,rs1,rs2		
	MAXIMUM Unsigned	R	AMOMAXU.W rd,rs1,rs2	AMOMAXU.D rd,rs1,rs2	Predicate =	R	VPQE rd,rs1,rs2		
					Predicate ≠	R	VPEQ rd,rs1,rs2		
					Predicate <	R	VPLT rd,rs1,rs2		
					Predicate ≥	R	VPGE rd,rs1,rs2		
					Predicate AND	R	VPAND rd,rs1,rs2		
					Pred. AND NOT	R	VPANDN rd,rs1,rs2		
					Predicate OR	R	VPOR rd,rs1,rs2		
					Predicate XOR	R	VPXOR rd,rs1,rs2		
					Predicate NOT	R	VPNOT rd,rs1		
					Pred. SWAP	R	VPSWAP rd,rs1		
					MOVE	R	VMOV rd,rs1		
					ConVerT	R	VCVT rd,rs1		
Two Optional Floating-Point Instruction Extensions: RVF & RVD									
Category	Name	Fmt	RV32{F D} (SP,DP Fl. Pt.)	+RV64{F D}					
<b>Move</b>	Move from Integer	R	FMV.W.X rd,rs1	FMV.D.X rd,rs1					
	Move to Integer	R	FMV.X.W rd,rs1	FMV.X.D rd,rs1					
<b>Convert</b>	ConVerT from Int	R	FCVT.{S D}.W rd,rs1	FCVT.{S D}.L rd,rs1					
	ConVerT from Int Unsigned	R	FCVT.{S D}.WU rd,rs1	FCVT.{S D}.LU rd,rs1					
	ConVerT to Int	R	FCVT.W.{S D} rd,rs1	FCVT.L.{S D} rd,rs1					
	ConVerT to Int Unsigned	R	FCVT.WU.{S D} rd,rs1	FCVT.LU.{S D} rd,rs1					
<b>Load</b>	Load	I	FL{W,D} rd,rs1,imm		<b>Calling Convention</b>				
<b>Store</b>	Store	S	FS{W,D} rs1,rs2,imm	Register	ABI Name	Saver			
<b>Arithmetic</b>	ADD	R	FADD.{S D} rd,rs1,rs2	x0	zero	---			
	SUBtract	R	FSUB.{S D} rd,rs1,rs2	x1	ra	Caller			
	MULTIPLY	R	FMUL.{S D} rd,rs1,rs2	x2	sp	Callee			
	DIVide	R	FDIV.{S D} rd,rs1,rs2	x3	gp	---			
	SQuare RooT	R	FSQRT.{S D} rd,rs1	x4	tp	---			
<b>Mul-Add</b>	Multiply-ADD	R	FMADD.{S D} rd,rs1,rs2,rs3	x5-7	t0-2	Caller			
	Multiply-SUBtract	R	FMSUB.{S D} rd,rs1,rs2,rs3	x8	s0/fp	Callee			
	Negative Multiply-SUBtract	R	FNMSUB.{S D} rd,rs1,rs2,rs3	x9	a1	Callee			
	Negative Multiply-ADD	R	FNMADD.{S D} rd,rs1,rs2,rs3	x10-11	s0-1	Caller			
<b>Sign Inject</b>	SiGN source	R	FSGNJ.{S D} rd,rs1,rs2	x12-17	a2-7	Caller			
	Negative SiGN source	R	FSGNJN.{S D} rd,rs1,rs2	x18-27	s2-11	Callee			
	Xor SiGN source	R	FSGNJX.{S D} rd,rs1,rs2	x28-31	t3-t6	Caller			
<b>Min/Max</b>	MINIMUM	R	FMIN.{S D} rd,rs1,rs2	f0-7	ft0-7	Caller			
	MAXIMUM	R	FMAX.{S D} rd,rs1,rs2	f8-9	fs0-1	Callee			
<b>Compare</b>	compare Float =	R	FEQ.{S D} rd,rs1,rs2	f10-11	fa0-1	Caller			
	compare Float <	R	FLT.{S D} rd,rs1,rs2	f12-17	fa2-7	Caller			
	compare Float ≤	R	FLE.{S D} rd,rs1,rs2	f18-27	fs2-11	Callee			
<b>Categorize</b>	CLASSify type	R	FCLASS.{S D} rd,rs1	f28-31	ft8-11	Caller			
<b>Configure</b>	Read Status	R	FRCSR rd	zero	Hardwired zero				
	Read Rounding Mode	R	FRRM rd	ra	Return address				
	Read Flags	R	FRFLAGS rd	sp	Stack pointer				
	Swap Status Reg	R	FSCSR rd,rs1	gp	Global pointer				
	Swap Rounding Mode	R	FSRM rd,rs1	tp	Thread pointer				
	Swap Flags	R	FSFLAGS rd,rs1	t0-6,ft0-11	Temporaries				
	Swap Rounding Mode Imm	I	FSRMI rd,imm	s0-11,fs0-11	Saved registers				
	Swap Flags Imm	I	FSFLAGSI rd,imm	a0-7,fa0-7	Function args				

RISC-V calling convention and five optional extensions: 8 RV32M; 11 RV32A; 34 floating-point instructions each for 32- and 64-bit data (RV32F, RV32D); and 53 RV32V. Using regex notation, {} means set, so FADD. {F|D} is both FADD.F and FADD.D. RV32{F|D} adds registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. RV32V adds vector registers v0-v31, vector predicate registers vp0-vp7, and vector length register vl. RV64 adds a few instructions: RVM gets 4, RVA 11, RVF 6, RVD 6, and RVV 0.